

Note: Functions marked * are standardised symmetrical functions (except CANI**).

PB6/7 and PB10/11 are extra symmetrical Serial ports for F405 module.

Not available on CPUs with 2 serial ports.

Other functions may not be available with different CPUs

Internal use ports

PA9/OTG-USB

PA10/OTG-ID

PA11/USB-DM

PA12/USB-DP

PC8/SDIO_D0

PC9/SDIO_D1

PC10/SDIO_D2

PC11/SDIO_D3

PC12/SDIO_CLK

PC13/SDIO_SW

PD2/SDIO_CMD

PB6/SCL/MMA-SCL (shared with pin)

PB7/SDA/MMA-SDA (shared with pin)

PB2/BOOT1//MMA_INT

PB5/MMA_AVDD

PB4/BLUE_LED/JTAG-TRST

PA13/RED_LED/JTAG-TMS/SWDIO (shared with pin)

PA14/GRN_LED/TCK/SWCLK (shared with pin)

PA15/YEL_LED/TDI

PB3/USR_SW/TDO/TRACESWO (shared with pin)

1.3in x 1.6in 33mm x 40.6mm

PC6/TX6*/PWM*

PC7/RX6*/PWM*

PB8/CANRX1**/PWM*

PB9/CANTX1**/PWM*

PB12/SS2*/CANRX2

PB13/SCK2*/CANTX2/PWM

PB14/MISO2*/PWM

PB15/MOSI2*/PWM

PB6/SCL1*/4k7PU/TXD1/PWM

PB7/SDA1*/4k7PU/RXD1/PWM

PC4/ADC*



PC5/ADC*

RST*

GND

3V3

VIN



DESIGN RULES.

Board profile and connector grid, 1.27mm (50mil).

Component placement grid, 0.25mm

Routing grid, 0.05mm

Minimum track and spacing, 0.15mm (6mil).

Minimum via size, Hole 0.25mm, pad 0.55mm (0.15mm annular ring).

PCB spec.

2 layer 1.6mm FR4. Green mask. White legend - 2 sides. ENIG finish. Electrical test.

